Join IEEE as we host Kurt Keville from MIT to talk about RISC-V!!
Kurt works on modelling and simulation with nanotechnology and multiphysics codes of interest primarily in academia. His particular focus concerns hardware acceleration.
RISC-V is a new instruction set architecture (ISA) designed to support computer architecture research.